




PCIe



XMC



CCXMC



VPX

The SigFPGA™ product family provides the ideal platform to rapidly field application specific signal acquisition and generation functions minus the expense of custom hardware development. All of the products share a common FPGA processing architecture and code base with different interface options tailored to a variety of market needs.


The Model 371 is designed around the Texas Instruments ADS42LB69 16-bit dual ADC. The 250 MHz sample clock is supplied by either the on-board frequency synthesizer or an external source. The frequency synthesizer can be phase locked to the local 10 MHz TCXO or an external reference can be used to achieve system-wide phase coherence.

Adopting open architecture hardware and software standards allows SigFPGA™ products to seamlessly transition from the desktop to embedded platforms.

Typical Applications

- | | |
|------------------------|-------------------------|
| Spectrum monitor | Test & measurement |
| Radar & comms | Acquisition & telemetry |
| Signal recorder | Medical diagnostics |
| Software defined radio | DSP accelerator |

- Two AC coupled 16-bit ADC channels**
- Three Xilinx Kintex-7 FPGA size options**
- Two banks of optional QDR II+ SRAM**
- Internal or external sample clock (≤ 250 MHz)**
- Phase locked frequency synthesizer**
- Internal or external 10 MHz reference**
- Temperature and power supply monitors**
- PCI Express (PCIe) x8 or x4 host bus**
- High performance scatter-gather DMA**
- Front and rear auxiliary connectors**
- Configuration flash loads from JTAG or host**
- FPGA VHDL core library for data interfaces**
- FPGA VHDL reference design with source**
- Demostration software (C) with source**



* Optional Hardware

Form Factor

PCI Express (air cooled)	PCI Express 2.1, standard height, half-length, x8 or x4 physical edge connector
XMC (air cooled)	ANSI/VITA 42.0 single-width, ANSI/VITA 42.3
CCXMC (conduction cooled)	XMC plus ANSI/VITA 20
VPX (air or conduction cooled)	3U Eurocard, VITA 65, front panel I/O

FPGA Selection

Device	Xilinx Kintex-7
Size	XC7K160T, XC7K325T, or XC7K410T
Speed/Temperature Grade	-2I (Industrial) or -3E (Extended)

Optional SRAM

Technology	QDR II+ 8M x 18 b4
Performance	1.8 GB/s simultaneous r/w per bank
Capacity	32 MB across two banks of 16 MB

Digital I/O

PCI Express Bus on Edge Fingers (PCI Express), P5 (XMC/CCXMC), P1 (VPX)	x8 or x4 electrical, Gen 2 backward compatible with Gen 1 and upward compatible with Gen 3
General Purpose I/O (GPIO) on 15-pin Nano-D	6-bit LVTTTL (3.3V), plus single 50 Ω or Hi-Z terminated LVTTTL (3.3V / 5V tolerant) trigger
User I/O (UIO) on 68-pin D-Sub (PCI Express), P4 (XMC/CCXMC), P2 (VPX)	48-bit LVTTTL (3.3V or 2.5V) or 24-bit LVDS, plus 12-bit LVTTTL (3.3V or 2.5V), plus 2-bit LVTTTL (voltage determined by 48-bit selection)
Trigger ⁽¹⁾ (TRIG) on SMA	50 Ω, (3.3V / 5V tolerant) LVTTTL

Analog I/O

Receiver (RX) on SMA	50 Ω, ADC input
Clock/Reference ⁽¹⁾ (CLK/REF) on SMA	50 Ω, external sample clock or 10 MHz reference to internal sample clock

Power⁽⁴⁾ (No SRAM / 32MB SRAM)

PCI Express ⁽⁵⁾	12V = 7.3W / 13.1W, 3.3V = 27mW
XMC or CCXMC ⁽⁵⁾	12V = 2.3W, VPWR = 2.4W / 8.1W 3.3V = 1.7W
VPX ⁽⁵⁾	12V = 4.6W / 10.4W, 3.3V = 1.7W


Environmental⁽⁶⁾

Storage Temperature	-55 °C to 125 °C
Operating Ambient Temperature	-30 °C to 85 °C
Typical Air Flow ⁽⁷⁾	150 LFM
Max Heat Sink Temperature	95 °C

Software

Driver (32-bit or 64-bit)	Windows 7/8/10, Linux
API & Demonstration Code	C (C++ compatible)

Typical Performance Characteristics⁽²⁾



Receiver (RX) Performance

Passband	1 to 250 MHz (1 dB), 0.1 to 500 MHz (3 dB)
Full Scale Input Amplitude	10.8 dBm ⁽²⁾ (2.2 Vpp ⁽²⁾), 12.8 dBm ⁽³⁾ (2.8 Vpp ⁽³⁾)
SNR (20.17 MHz Input)	73.5 dB ⁽²⁾ , 74.8 dB ⁽³⁾
SINAD (20.17 MHz Input)	73.4 dB ⁽²⁾ , 74.7 dB ⁽³⁾
SFDR (20.17 MHz Input)	90 dBc ⁽²⁾ , 87 dBc ⁽³⁾
Channel Isolation (50 MHz)	90 dB
Optional Lowpass Filter	5-pole Butterworth or Chebychev

Clock/Reference (CLK/REF) Performance

Clock Frequency (Fs) Range	50 to 250 MHz
Internal Clock Phase Noise	-100 dBc/Hz (10 kHz offset)
Internal Reference Accuracy	10 MHz +/- 1 ppm
External Clock Amplitude	2 dBm (0.8 Vpp) to 13 dBm (2.8 Vpp)
External Reference Amplitude	7 dBm (1.5 Vpp) to 14.8 dBm (3.5 Vpp)

Single Piece Price⁽⁸⁾

XC7K160T-2I	\$3,700 (No SRAM) / \$4,700 (32 MB SRAM)
XC7K325T-2I	\$4,450 (No SRAM) / \$5,450 (32 MB SRAM)
XC7K410T-2I	\$5,200 (No SRAM) / \$6,200 (32 MB SRAM)
XC7K160T-3E	\$3,980 (No SRAM) / \$4,980 (32 MB SRAM)
XC7K325T-3E	\$4,980 (No SRAM) / \$5,980 (32 MB SRAM)
XC7K410T-3E	\$5,980 (No SRAM) / \$6,980 (32 MB SRAM)

Contact Information

Address	Red Rapids 797 N Grove Rd, Suite 101 Richardson, TX 75081
Phone	972-671-9570 (+1 country code)
Website	www.redrapids.com
E-mail	sales@redrapids.com

⁽¹⁾ Both the TRIG and CLK/REF inputs are available on the PCI Express form factor, all other form factors are limited to either one as a build option.

⁽²⁾ Measurement with ADC programmed to default 2.0 Vpp full-scale input voltage range.

⁽³⁾ Measurement with ADC programmed to maximum 2.5 Vpp full-scale input voltage range.

⁽⁴⁾ Voltage monitors attached to the primary supply inputs provide measurements accessible through the software API.

⁽⁵⁾ Voltages that do not supply power are omitted. Values do not include power consumed by the application specific FPGA logic. FPGA power is drawn from the VPWR source on XMC/CCXMC units and 12V on all others. FPGA logic power will incur a 10% efficiency loss through voltage converters.

⁽⁶⁾ Temperature monitors distributed across the board provide measurements accessible through the software API.

⁽⁷⁾ Required air flow will depend on the power consumed by the FPGA which is application specific.

⁽⁸⁾ Prices shown for PCI Express, XMC, and CCXMC form factors; add \$2,000 for the VPX form factor.